{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:23:58Z","timestamp":1725459838240},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/ddecs.2013.6549794","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T15:43:11Z","timestamp":1373384591000},"page":"86-91","source":"Crossref","is-referenced-by-count":3,"title":["An area efficient hardware architecture design for H.264\/AVC intra prediction reconstruction path based on partial reconfiguration"],"prefix":"10.1109","author":[{"given":"M.","family":"Orlandic","sequence":"first","affiliation":[]},{"given":"K.","family":"Svarstad","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.814964"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815168"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2010.2041099"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2011.48"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.13"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.842620"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2005.1530568"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1117\/1.OE.51.4.047008"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596541"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"}],"event":{"name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2013,4,8]]},"location":"Karlovy Vary","end":{"date-parts":[[2013,4,10]]}},"container-title":["2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6533795\/6549768\/06549794.pdf?arnumber=6549794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:46:50Z","timestamp":1490230010000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6549794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2013.6549794","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}