{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T01:05:02Z","timestamp":1773709502583,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/ddecs.2013.6549799","type":"proceedings-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T15:43:11Z","timestamp":1373384591000},"page":"112-115","source":"Crossref","is-referenced-by-count":4,"title":["Extensible open-source framework for translating RTL VHDL IP cores to SystemC"],"prefix":"10.1109","author":[{"given":"S. A.","family":"Syed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","first-page":"1","article-title":"A scalable model based rtl framework zamiacad for static analysis","author":"ts?epurov","year":"2012","journal-title":"Proc IEEE VLSI-SoC"},{"key":"18","first-page":"1","author":"syed","year":"0","journal-title":"Open-source Framework and Practical Considerations for Translating RTL VHDL to SystemC"},{"key":"15","year":"0"},{"key":"16","year":"0"},{"key":"13","author":"snyder","year":"0"},{"key":"14","year":"0"},{"key":"11","first-page":"105","article-title":"Automatic integration of hardware descriptions into system-level models","author":"go?rgen","year":"2012","journal-title":"Proc of 20th IEEE DDECS"},{"key":"12","author":"go?rgen","year":"2012","journal-title":"VHDL-to-SystemC Transformation"},{"key":"3","year":"0"},{"key":"20","year":"0"},{"key":"2","year":"0"},{"key":"1","year":"0"},{"key":"10","year":"0"},{"key":"7","year":"0"},{"key":"6","year":"0"},{"key":"5","year":"0"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(92)90005-V"},{"key":"9","year":"0"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496665"}],"event":{"name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Karlovy Vary","start":{"date-parts":[[2013,4,8]]},"end":{"date-parts":[[2013,4,10]]}},"container-title":["2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6533795\/6549768\/06549799.pdf?arnumber=6549799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:24:53Z","timestamp":1490232293000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6549799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2013.6549799","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}