{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:41:58Z","timestamp":1725561718100},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/ddecs.2014.6868761","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T14:34:40Z","timestamp":1407508480000},"page":"45-50","source":"Crossref","is-referenced-by-count":3,"title":["Generic built-in self-repair architectures for SoC logic cores"],"prefix":"10.1109","author":[{"given":"Marcel","family":"Balaz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Kristofik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria","family":"Fischerova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.238"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3.ch007"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491821"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3.ch010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198686"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/9780470891179"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783083"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783067"},{"journal-title":"Reliability of Computer Systems and Networks Fault Tolerance Analysis and Design","year":"2001","author":"shooman","key":"ref2"},{"key":"ref9","first-page":"10","article-title":"Effective logic self repair based on extracted logic clusters","author":"gleichner","year":"2010","journal-title":"14th IEEE Conf Signal Processing Algorithms Architectures Arrangements and Applications SPA 2010"},{"year":"2012","key":"ref1","article-title":"International technology roadmap for semiconductors, 2012 update"}],"event":{"name":"2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2014,4,23]]},"location":"Warsaw, Poland","end":{"date-parts":[[2014,4,25]]}},"container-title":["17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862738\/6868744\/06868761.pdf?arnumber=6868761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:06:13Z","timestamp":1490288773000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2014.6868761","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}