{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T18:23:02Z","timestamp":1749579782055,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/ddecs.2014.6868767","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T18:34:40Z","timestamp":1407522880000},"page":"77-82","source":"Crossref","is-referenced-by-count":2,"title":["Lower bounds of the size of Shared Structurally Synthesized BDDs"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitri","family":"Mironov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"141","article-title":"Multi-Valued Simulation of Digital Circuits with SSBDDs","volume":"4","author":"ubar","year":"0","journal-title":"OPA (Overseas Publ Ass )"},{"key":"ref11","first-page":"460","article-title":"Algorithms for Speeding-Up Timing Simulation of Digital Circuits","author":"jutman","year":"2001","journal-title":"Proc IEEE Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DATE.2010.5456929"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"3","DOI":"10.3176\/eng.1999.1.01","article-title":"Single Gate Design Error Diagnosis in Combinational Circuits","volume":"5","author":"ubar","year":"1999","journal-title":"Proc Estonian Academy Sci Eng"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICECS.2009.5410895"},{"key":"ref15","first-page":"250","article-title":"Structural Fault Collapsing by Superposition of BDDs for Test Geberation in Digital Circuits","author":"ubar","year":"2010","journal-title":"11th Int Symp on Quality Electronic Design-ISQED"},{"key":"ref16","first-page":"17","article-title":"On SSBDD Model Size & Complexity","author":"jutman","year":"2003","journal-title":"4th Electronic Circuits and Systems Conference"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/123186.123222"},{"key":"ref18","first-page":"323","article-title":"Minimization of Free BDDs","author":"g\u00fcnther","year":"1999","journal-title":"ASPDAC Hong Kong"},{"key":"ref19","first-page":"785","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"brglez","year":"1985","journal-title":"Proc of the International Test Conference"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref3","first-page":"75","article-title":"Test Generation for Digital Circuits Using Alternative Graphs (in Russian)","author":"ubar","year":"1976","journal-title":"Proc Tallinn Technical Univ"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/54.485782"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref8","first-page":"61","article-title":"On the OBDD-representation of general Boolean Functions","volume":"c 41","author":"liaw","year":"1992","journal-title":"IEEE Trans on Comp"},{"key":"ref7","first-page":"157","article-title":"SSBDDs: Advantageous Model and Efficient Algorithms for Digital Circuit Modeling, Simulation & Test","author":"jutman","year":"2002","journal-title":"5th Int Workshop on Boolean Problems Freiberg"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"ref1","article-title":"Binary Decision Diagrams and Applications for VLSI CAD","volume":"141","author":"minato","year":"1996"},{"key":"ref9","first-page":"145","article-title":"Feasibility of Structural Synthesized BDD Models for Test Generation","author":"raik","year":"1998","journal-title":"Proc European Test Workshop"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ISCAS.1989.100747"}],"event":{"name":"2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2014,4,23]]},"location":"Warsaw, Poland","end":{"date-parts":[[2014,4,25]]}},"container-title":["17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862738\/6868744\/06868767.pdf?arnumber=6868767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T20:48:54Z","timestamp":1689454134000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2014.6868767","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}