{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,19]],"date-time":"2026-08-19T18:27:47Z","timestamp":1787164067497,"version":"3.56.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/ddecs.2014.6868781","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T14:34:40Z","timestamp":1407508480000},"page":"159-162","source":"Crossref","is-referenced-by-count":5,"title":["Self-managing power management unit"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Macko","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Katarina","family":"Jelemenska","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/AFRCON.2011.6072053"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258816"},{"key":"ref12","first-page":"106","article-title":"A Review of Clock Gating Techniques","volume":"1","author":"kathuria","year":"2011","journal-title":"MIT International Journal of Electronics and Commmunication Engineering"},{"key":"ref13","article-title":"Open Cell Library","year":"2014","journal-title":"NANGATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4271-4"},{"key":"ref4","first-page":"1801","year":"2013","journal-title":"IEEE Standard for Design and Verification of Low Power Integrated Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICSSE.2013.6614698"},{"key":"ref6","article-title":"Intel's next CPU to include dedicated ‘power control unit’ to save power","author":"richard","year":"2013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2183574"},{"key":"ref8","first-page":"719","article-title":"Low power design for SoC with power management unit","author":"sun","year":"2011","journal-title":"ASICON IEEE"},{"key":"ref7","first-page":"272","article-title":"Redundancy Algorithm for Embedded Memories with Block-Based Architecture","author":"kristofik","year":"2013","journal-title":"DDECS IEEE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.127"},{"key":"ref1","year":"2012","journal-title":"Cadence Design Systems A Practical Guide to Low Power Design User Experience with CPF"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2013.6625168"}],"event":{"name":"2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Warsaw, Poland","start":{"date-parts":[[2014,4,23]]},"end":{"date-parts":[[2014,4,25]]}},"container-title":["17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862738\/6868744\/06868781.pdf?arnumber=6868781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:14:43Z","timestamp":1490289283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2014.6868781","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}