{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:35:25Z","timestamp":1729665325996,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/ddecs.2014.6868783","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T18:34:40Z","timestamp":1407522880000},"page":"167-170","source":"Crossref","is-referenced-by-count":9,"title":["High throughput architecture for the Advanced Encryption Standard Algorithm"],"prefix":"10.1109","author":[{"given":"Salma","family":"Hesham","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed A.","family":"Abd El Ghany","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"FPGA implementation of AES algorithm for high throughput using folded parallel architecture","volume":"5","author":"rahimunnisa","year":"2012","journal-title":"Journal of Security and Communication Networks"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2013.6749688"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ITICT.2006.358286"},{"article-title":"Efficient VLSI architecture for bit-parallel computations in Galois field","year":"1994","author":"paar","key":"ref13"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/TCSI.2005.859052","volume":"53","author":"hsiaso","year":"2006","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.125"},{"key":"ref6","first-page":"22","article-title":"VLSI implementation of AES crypto processor for high throughput","volume":"6","author":"reddy s","year":"2011","journal-title":"International Journal of Advanced Engineering Sciences and Technologies"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"ref8","first-page":"1","article-title":"Area and power optimisation for AES encryption module implmentation on FPGA","author":"pham","year":"2012","journal-title":"in 18th International Conference on Automation and Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"year":"2001","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.05.003"}],"event":{"name":"2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2014,4,23]]},"location":"Warsaw, Poland","end":{"date-parts":[[2014,4,25]]}},"container-title":["17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862738\/6868744\/06868783.pdf?arnumber=6868783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:10:20Z","timestamp":1498155020000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2014.6868783","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}