{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:03:59Z","timestamp":1729609439538,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/ddecs.2014.6868792","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T14:34:40Z","timestamp":1407508480000},"page":"213-218","source":"Crossref","is-referenced-by-count":1,"title":["Test and diagnosis of power switches"],"prefix":"10.1109","author":[{"given":"M.","family":"Valka","sequence":"first","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"A.","family":"Todri","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"P.","family":"Debaud","sequence":"additional","affiliation":[]},{"given":"S.","family":"Guilhot","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.47"},{"key":"ref3","first-page":"295","article-title":"Test of Power Management Structures, in Power-Aware Testing and Test Strategies for Low Power Devices","author":"kassab","year":"2009"},{"key":"ref6","first-page":"1089","article-title":"A fast and effective DFT for test and diagnosis of power switches in SoCs","author":"xiaoyu","year":"2013","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.63"},{"journal-title":"3-Mentor Graphics User's Manual","year":"2005","key":"ref8"},{"year":"0","key":"ref7","article-title":"Essentials of Electronic Testing for Digital Memory & Mixed-Signal VLSI Circuits (book)"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits","volume":"91","author":"roy","year":"2003","journal-title":"Proc of the IEEE"},{"journal-title":"QRC Extraction Users Manual","article-title":"Cadence Design Systems, Inc.","year":"2009","key":"ref9"},{"year":"2013","key":"ref1"}],"event":{"name":"2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2014,4,23]]},"location":"Warsaw, Poland","end":{"date-parts":[[2014,4,25]]}},"container-title":["17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862738\/6868744\/06868792.pdf?arnumber=6868792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T14:10:22Z","timestamp":1498140622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2014.6868792","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}