{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:32:18Z","timestamp":1725507138972},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/ddecs.2014.6868794","type":"proceedings-article","created":{"date-parts":[[2014,8,8]],"date-time":"2014-08-08T18:34:40Z","timestamp":1407522880000},"page":"223-225","source":"Crossref","is-referenced-by-count":3,"title":["Protecting combinational logic in pipelined microprocessor cores against transient and permanent faults"],"prefix":"10.1109","author":[{"given":"I.","family":"Wali","sequence":"first","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]},{"given":"A.","family":"Todri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2024724.2024881"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DSN.2002.1028924"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VTS.2012.6231079"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/MICRO.2008.4771786"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DSN.2009.5270340"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DATE.2007.364449"},{"key":"ref7","first-page":"21","article-title":"A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability","author":"yao","year":"2010","journal-title":"International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/FTCS.1994.315626"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ATS.2011.89"},{"year":"2010","journal-title":"Semiconductor Industry Association","article-title":"International Technology Roadmap for Semiconductors (ITRS)","key":"ref1"}],"event":{"name":"2014 IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2014,4,23]]},"location":"Warsaw, Poland","end":{"date-parts":[[2014,4,25]]}},"container-title":["17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862738\/6868744\/06868794.pdf?arnumber=6868794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:46:30Z","timestamp":1490305590000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6868794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2014.6868794","relation":{},"subject":[],"published":{"date-parts":[[2014,4]]}}}