{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:04:19Z","timestamp":1729620259526,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482439","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:31Z","timestamp":1464887191000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Low-voltage bulk-driven variable gain amplifier in 130 nm CMOS technology"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Arbet","sequence":"first","affiliation":[]},{"given":"Martin","family":"Kovac","sequence":"additional","affiliation":[]},{"given":"Lukas","family":"Nagy","sequence":"additional","affiliation":[]},{"given":"Viera","family":"Stopjakova","sequence":"additional","affiliation":[]},{"given":"Juraj","family":"Brenkus","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1109\/MWSCAS.2000.951693","article-title":"A negative conductance voltage gain enhancement technique for low voltage high speed cmos op amp design","volume":"1","author":"yan","year":"2000","journal-title":"Circuits and Systems 2000 Proceedings of the 43rd IEEE Midwest Symposium on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724490"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2068090"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2015.2410133"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.664234"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.03.015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724524"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482439.pdf?arnumber=7482439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:36:17Z","timestamp":1498318577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482439","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}