{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:09:18Z","timestamp":1725610158614},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482445","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:31Z","timestamp":1464887191000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["High-level modeling and testing of multiple control faults in digital systems"],"prefix":"10.1109","author":[{"given":"Artjom","family":"Jasnetski","sequence":"first","affiliation":[]},{"given":"Stephen Adeboye","family":"Oyeniran","sequence":"additional","affiliation":[]},{"given":"Anton","family":"Tsertov","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Scholzel","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TVLSI.2009.2036184"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/DDECS.2015.56"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/IDT.2015.7396738"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/54.485782"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TC.1980.1675602"},{"key":"ref15","first-page":"170","article-title":"Fault Diagnosis in Com. Circuits by Solving Bool. Diff. Equations","author":"ubar","year":"1979","journal-title":"Automat i Telemech"},{"year":"1994","author":"keller","article-title":"Hierarchical Pattern Faults for Describing Logic Circuit Failure Mechanisms","key":"ref16"},{"year":"2000","author":"dwarakanath","first-page":"786","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TCAD.2014.2323216"},{"year":"1993","author":"navabi","article-title":"Analysis and Modeling of Digital Systems","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.1997.639687"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/43.913755"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TC.2005.68"},{"key":"ref5","first-page":"548","article-title":"A scalable SW based self-test methodology for programmable processors","author":"chen","year":"2003","journal-title":"Proc of DAC"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2012.2208130"},{"key":"ref7","article-title":"Automated mapping of precomputed module-level test sequences to processor instructions","author":"gurumurthy","year":"2005","journal-title":"ITC"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.1999.805650"},{"year":"2001","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/MDT.2008.15"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ATS.2010.77"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice, Slovakia","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482445.pdf?arnumber=7482445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T00:23:29Z","timestamp":1475195009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482445","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}