{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:43:40Z","timestamp":1729673020991,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482447","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:06:31Z","timestamp":1464872791000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Verification approach based on emulation technology"],"prefix":"10.1109","author":[{"given":"Arkadiusz","family":"Koczor","sequence":"first","affiliation":[]},{"given":"Lukasz","family":"Matoga","sequence":"additional","affiliation":[]},{"given":"Piotr","family":"Penkala","sequence":"additional","affiliation":[]},{"given":"Adam","family":"Pawlak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx ZYNQ Platform portal","year":"0","key":"ref32"},{"article-title":"Professional Verification A Guide to Advanced Functional Verification","year":"2004","author":"wilcox","key":"ref31"},{"key":"ref30","article-title":"Transaction-Based Verification And Emulation Combine For Multi-Megahertz Verification Performance","author":"vivolo","year":"0","journal-title":"Synopsys Inc"},{"key":"ref10","article-title":"Acceleration of tests in the emulation for IP Core verification based on the JPEG2000 encoder","author":"golek","year":"2015","journal-title":"IFAC 13th Conf on Programmable Devices and Embedded Systems (PDeS2015) Cracow"},{"key":"ref11","article-title":"The science of SW simulators, acceleration, prototyping, emulation","author":"hogan","year":"2013","journal-title":"DeepChip Portal"},{"key":"ref12","article-title":"Hogan compares Palladium, Veloce, EVE ZeBu, Aldec, Bluespec, Dini","author":"hogan","year":"2013","journal-title":"DeepChip Portal"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IWCMC.2011.5982785"},{"key":"ref14","article-title":"Supporting hardware assisted verification with synthesizable assertions","author":"kubica","year":"2012","journal-title":"Proceedings of IP Embedded System Conference Grenoble"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2015.7208551"},{"key":"ref16","article-title":"A high performance architecture of JPEG2000 encoder","author":"modrzyk","year":"2011","journal-title":"Proceedings of 19th European Signal Processing Conference"},{"key":"ref17","article-title":"A SystemC\/SCE-MI based methodology for IP core debugging and FPGA Prototyping","author":"nycz","year":"2009","journal-title":"System Software SoC and Silicon Debug Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1601896.1601904"},{"key":"ref19","article-title":"A SystemC Library for Advanced TLM Verification","author":"oliveira","year":"2012","journal-title":"Proc Design Verification Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482462"},{"key":"ref4","article-title":"Writing testbenches using SystemVerilog","author":"bergeron","year":"2006","journal-title":"Springer New York"},{"article-title":"Hardware-assisted verification: at what cost?","year":"2007","author":"sawant","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279469"},{"year":"0","key":"ref6","article-title":"Changing the Game with Processor Based Emulation"},{"article-title":"Four Best Practices for Prototyping MATLAB and Simulink Algorithms on FPGAs. in Electronic Engineering Journal","year":"2011","author":"van beek","key":"ref29"},{"year":"2011","key":"ref5","article-title":"Cadence Datasheet"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(90)90245-5"},{"key":"ref7","article-title":"BEE 2: A High-End Reconfigurable Computing System","author":"chang","year":"0","journal-title":"University Of California Berkeley"},{"key":"ref2","article-title":"High-Speed Serial I\/O Made Simple. A Designers' Guide, with FPGA Applications","author":"athavale","year":"0","journal-title":"Xilinx Inc"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-16277-0","article-title":"Model-based Engineering of Embedded Real-Time Systems","author":"giese","year":"2010"},{"journal-title":"White Paper","article-title":"Hardware\/Software Co-Verification Using FPGA Platforms","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377612"},{"key":"ref22","article-title":"Testbench development in a distributed collaborative environment","author":"penkala","year":"2003","journal-title":"Proc Of the Electronic Circuits and Systems Conference"},{"key":"ref21","first-page":"194","article-title":"Hardware-in-the-Loop FPGA-based Simulations of Switchmode Converters for Research and Educational Purposes","volume":"11","author":"penczek","year":"2011","journal-title":"Przegl?d Elektrotechniczny"},{"article-title":"System-On-A-Chip Verification Methodology and Techniques","year":"2002","author":"rashinkar","key":"ref24"},{"key":"ref23","article-title":"NoC Advantages for SoC Prototyping on Big FPGA Boards","author":"probell","year":"0","journal-title":"Arteris Inc"},{"key":"ref26","article-title":"What's The Difference Between FPGA And Custom Silicon Emulators?","author":"rizzatti","year":"2014","journal-title":"Electronic Design"},{"key":"ref25","article-title":"Four Technologies Converge In Hardware Emulation","author":"rizzatti","year":"2013","journal-title":"Electronic Design"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482447.pdf?arnumber=7482447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T01:41:10Z","timestamp":1567993270000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482447","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}