{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:31:55Z","timestamp":1766136715449},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482449","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:31Z","timestamp":1464887191000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Early-stage verification of power-management specification in low-power systems design"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Macko","sequence":"first","affiliation":[]},{"given":"Katarina","family":"Jelemenska","sequence":"additional","affiliation":[]},{"given":"Pavel","family":"Cicak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.16"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314393"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2180548"},{"journal-title":"A Practical Guide to Low-Power Design (User Experience with CPF)","article-title":"Cadence Design Systems","year":"2012","key":"ref13"},{"key":"ref14","article-title":"Cosed-loop verification methodology for low-power SoC design","author":"khan","year":"2008","journal-title":"Special Technology Report - Low Power Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2014.6951882"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2013.6662154"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.71"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_4"},{"article-title":"High level power estimation and reduction techniques for power aware hardware design","year":"2010","author":"ahuja","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.327"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0352"},{"key":"ref1","first-page":"1801","article-title":"IEEE standard for design and verification of low power integrated circuits","year":"2013","journal-title":"IEEE Standard"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AFRCON.2013.6757781"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482449.pdf?arnumber=7482449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T00:23:35Z","timestamp":1475195015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482449","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}