{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:24:57Z","timestamp":1729653897003,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482469","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:06:31Z","timestamp":1464872791000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Integer-N phase locked loop for bluetooth receiver in CMOS 130 nm technology"],"prefix":"10.1109","author":[{"given":"Igor","family":"Butryn","sequence":"first","affiliation":[]},{"given":"Krzysztof","family":"Siwiec","sequence":"additional","affiliation":[]},{"given":"Jakub","family":"Kopanski","sequence":"additional","affiliation":[]},{"given":"Witold A.","family":"Pleskacz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"866","DOI":"10.1109\/JSSC.2003.811875","article-title":"A 2.4-GHz Monolithic Fractional-N Frequency Synthesizer With Robust Phase-Switching Prescaler and Loop Capacitance Multiplier","volume":"38","author":"shu","year":"2003","journal-title":"IEEE J Solid State Circuit"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/4.658619","article-title":"A General Theory of Phase Noise in Electrical Oscillators","volume":"33","author":"ali","year":"1998","journal-title":"IEEE J Solid State Circuit"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2012.6232954"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847326"},{"key":"ref11","first-page":"304","article-title":"A 0.65 V 2.5 GHz Fractional-N Frequency Syntesizer in 90 nm CMOS","author":"yu","year":"2007","journal-title":"In Proc IEEE International Solid-State Circuits Conference"},{"journal-title":"Bluetooth specyfication version 4 0 The Bluetooth special Interest group Std 4 0","year":"2010","key":"ref5"},{"article-title":"CMOS PLL Synthesizers: Analysis and Design","year":"2005","author":"shu","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706862"},{"key":"ref2","first-page":"545","article-title":"Design of high-performance CMOS charge pumps in phase-lockedloops","author":"rhee","year":"1999","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/APMC.2012.6421872"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783095"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice, Slovakia","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482469.pdf?arnumber=7482469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:36:22Z","timestamp":1498304182000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482469","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}