{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:24:24Z","timestamp":1729671864234,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482470","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:06:31Z","timestamp":1464872791000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A rule-based approach for minimizing power dissipation of digital circuits"],"prefix":"10.1109","author":[{"given":"Subrata","family":"Das","sequence":"first","affiliation":[]},{"given":"Parthasarathi","family":"Dasgupta","sequence":"additional","affiliation":[]},{"given":"Petr","family":"Fiser","sequence":"additional","affiliation":[]},{"given":"Sudip","family":"Ghosh","sequence":"additional","affiliation":[]},{"given":"Debesh Kumar","family":"Das","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"376","article-title":"Minimization of Power Consumption in Digital Integrated Circuits of Reduction of Switching Activity","volume":"1","author":"brzozowski","year":"1999","journal-title":"25thEuromicro Conference"},{"key":"ref11","first-page":"223","article-title":"Power Optimized Combinational Logic Design","author":"menon","year":"2003","journal-title":"Proceeding of the International Conference on Embeded Systems and Applications"},{"key":"ref12","first-page":"47","article-title":"Switching Activity Minimization in combinational Logic Design","author":"menon","year":"2004","journal-title":"Proceeding of the International Conference on Embeded Systems and Applications"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.559336"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763082"},{"key":"ref15","first-page":"219","article-title":"A Novel Algorithm for Interconnect-aware Two level Optimization of Multi-output SOP functions","author":"dasgupta","year":"2014","journal-title":"Proceeding of the 11thInternational Workshop on Boolean Problems"},{"key":"ref16","first-page":"74","article-title":"Precomputation-Based Sequential Logic Optiomization for Low Power","author":"alidina","year":"1994","journal-title":"IEEE International Conference on Computer Aided Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.254.0272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"article-title":"Low Power CMOS VLSI Circuit Design","year":"2011","author":"roy","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.37"},{"key":"ref6","first-page":"308","article-title":"Minimising power consumption in digital circuits and systems: An overview","author":"wehn","year":"1999","journal-title":"Kleinheubach Germany Invited Talk"},{"article-title":"Switching and Finite Automata Theory","year":"2010","author":"kohavi","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.250198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706917"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183192"},{"article-title":"Low Power Design with High-Level Power Estimation and Power-Aware Synthesis","year":"2011","author":"ahuja","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90059-X"},{"key":"ref21","first-page":"45","article-title":"Logic Synthesis and Optimization Benchmarks User Guide","author":"yang","year":"1991","journal-title":"Technical Report 1991 IWLS-UG-Saeyang MCNC Research Triangle Park NC"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice, Slovakia","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482470.pdf?arnumber=7482470","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T20:23:55Z","timestamp":1475180635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482470\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482470","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}