{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:17:30Z","timestamp":1725520650515},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ddecs.2016.7482478","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:06:31Z","timestamp":1464872791000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A new method for path criticality calculation"],"prefix":"10.1109","author":[{"given":"Robert","family":"Tamasi","sequence":"first","affiliation":[]},{"given":"Miroslav","family":"Siebert","sequence":"additional","affiliation":[]},{"given":"Elena","family":"Gramatova","sequence":"additional","affiliation":[]},{"given":"Petr","family":"Fiser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"137","article-title":"Refining Delay Test Methodology Using Knowledge of Asymmetric Transition Delay","author":"wu","year":"2008","journal-title":"Asian Test Symposium"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457037"},{"key":"ref12","first-page":"153","article-title":"Parameterized critical path selection method for delay fault testing","author":"siebert","year":"2015","journal-title":"In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref14","article-title":"Calculation of statistics of covering defects in digital system","author":"protu\u0161","year":"0","journal-title":"FIIT STU 2014 48 p (publication is written in Slovak language)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783205"},{"key":"ref5","first-page":"73","article-title":"Power supply noise and ground bounce aware pattern generation for delay testing","author":"ma","year":"2011","journal-title":"IEEE New Circuits and Systems Conference (NEWCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-6196-4"},{"key":"ref7","first-page":"103","author":"goel","year":"2013","journal-title":"Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits"},{"key":"ref2","first-page":"23","author":"tehranipoor","year":"2011","journal-title":"Test and Diagnosis for Small-Delay Defects"},{"key":"ref1","first-page":"420","author":"buschnel","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref9","first-page":"28","article-title":"Temperature Dependence of Propagation Delay Characteristic in LECTOR based CMOS Circuit","author":"verma","year":"2011","journal-title":"In IJCA Special Issue on Electronics"}],"event":{"name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2016,4,20]]},"location":"Kosice","end":{"date-parts":[[2016,4,22]]}},"container-title":["2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480193\/7482431\/07482478.pdf?arnumber=7482478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T20:24:02Z","timestamp":1475180642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2016.7482478","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}