{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T12:13:04Z","timestamp":1763727184425},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934560","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T20:22:11Z","timestamp":1496089331000},"page":"6-11","source":"Crossref","is-referenced-by-count":2,"title":["An efficient physical design of fully-testable BDD-based circuits"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Rauchenecker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802481"},{"key":"ref11","first-page":"372","article-title":"On the generation of multiplexer circuits for pass transistor logic","author":"scholl","year":"2000","journal-title":"Design Automation and Test in Europe"},{"key":"ref12","article-title":"Decision diagrams and pass transistor logic synthesis","author":"bertacco","year":"1997","journal-title":"Technical Report - Departments of Electrical Engineering and Computer Science Stanford University no CSL-TR-97-748"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727037"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/330855.331012","article-title":"A comparison of dual-rail pass transistor logic families in 1.5v, 0.18um CMOS technology for low power applications","author":"gristede","year":"2000","journal-title":"Great Lakes Symp on VLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.563678"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"},{"key":"ref17","first-page":"112","article-title":"Low-Power Logic Styles: CMOS vs CPL","author":"zimmermann","year":"1996","journal-title":"European Solid-State Circuits Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EMCCompo.2015.7358339"},{"key":"ref19","first-page":"120","article-title":"Design methodology for high speed and low power digital circuits with energy economized pass-transistor logic (EEPL)","author":"song","year":"1996","journal-title":"European Solid-State Circuits Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"445","DOI":"10.1109\/ATS.2007.14","article-title":"Improving test pattern compactness in SAT-based ATPG","author":"eggergluss","year":"2007","journal-title":"Asian Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823342"},{"journal-title":"VLSI Test Principles and Architectures","year":"2006","author":"wang","key":"ref5"},{"journal-title":"Principles of CMOS VLSI design - a systems perspective","year":"1993","author":"weste","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref2","first-page":"85","article-title":"Improved SAT-based ATPG: More constraints, better compaction","author":"eggersgl","year":"2013","journal-title":"International Conference on Computer-Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167518"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"journal-title":"CUDD CU Decision Diagram Package","year":"0","author":"somenzi","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681580"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934560.pdf?arnumber=7934560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,28]],"date-time":"2022-07-28T23:03:18Z","timestamp":1659049398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934560","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}