{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:11:14Z","timestamp":1725541874917},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934569","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T16:22:11Z","timestamp":1496074931000},"page":"16-21","source":"Crossref","is-referenced-by-count":1,"title":["Mapping abstract and concrete hardware models for design understanding"],"prefix":"10.1109","author":[{"given":"Tino","family":"Flenker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gorschwin","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"IEEE Standards Association &#x201C;IEEE Standard for Standard SystemC Language Reference Manual","year":"2012","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630077"},{"journal-title":"Digital-technik - Eine praxisnahe Einf&#x00FC;hrung ser Springer-Lehrbuch","year":"2008","author":"biere","key":"ref12"},{"journal-title":"OpenCores Community","article-title":"OpenRISC 1000 Architecture Manual","year":"2014","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-75596-8_11"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549789"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147178"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2006.1695903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9033-z"},{"key":"ref1","first-page":"1500","article-title":"Optimizing equivalence checking for behavioral synthesis","author":"hao","year":"2010","journal-title":"Design Automation and Test in Europe"},{"key":"ref9","first-page":"223","article-title":"Simulation-based equivalence checking between SystemC models at different levels of abstraction","author":"gro\u00dfe","year":"2011","journal-title":"Great Lakes Symposium on VLSI"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934569.pdf?arnumber=7934569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T14:55:22Z","timestamp":1496674522000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934569","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}