{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:22:10Z","timestamp":1770279730961,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934571","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T16:22:11Z","timestamp":1496074931000},"page":"103-108","source":"Crossref","is-referenced-by-count":3,"title":["Cycle-accurate software modeling for RTL verification of embedded systems"],"prefix":"10.1109","author":[{"given":"Michael","family":"Schwarz","sequence":"first","affiliation":[]},{"given":"Carlos","family":"Villarraga","sequence":"additional","affiliation":[]},{"given":"Dominik","family":"Stoffel","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Kunz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"92","article-title":"Modeling out-of-order processors for software timing analysis","author":"li","year":"2004","journal-title":"25th IEEE International Real-Time Systems Symposium"},{"key":"ref11","first-page":"74","author":"reineke","year":"2016","journal-title":"Static Timing Analysis - What is Special?"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597680"},{"key":"ref13","author":"schrijver","year":"1998","journal-title":"Theory of Linear and Integer Programming"},{"key":"ref14","first-page":"272","author":"bradley","year":"1977","journal-title":"Applied Mathematical Programming"},{"key":"ref4","first-page":"1698","article-title":"The next generation of virtual prototyping: Ultra-fast yet accurate simulation of hw\/sw systems","author":"bringmann","year":"2015","journal-title":"Proceedings of the 2015 Design Automation & Test in Europe Conference & Exhibition ser DATE'15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915114"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484776"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1007\/11513988_20","article-title":"Formal verification of backward compatibility of microcode","author":"arons","year":"2005","journal-title":"Proceedings of the 17th international conference on Computer Aided Verification ser CAV'05"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-009-0118-1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035308"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.6.135"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775953"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Dresden, Germany","start":{"date-parts":[[2017,4,19]]},"end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934571.pdf?arnumber=7934571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T02:39:28Z","timestamp":1569379168000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934571","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}