{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:06:51Z","timestamp":1725516411696},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934572","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T20:22:11Z","timestamp":1496089331000},"page":"201-206","source":"Crossref","is-referenced-by-count":3,"title":["On hardware-based fault-handling in dynamically scheduled processors"],"prefix":"10.1109","author":[{"given":"Felix","family":"Muhlbauer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Schroder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario","family":"Scholzel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ICDSN.2000.857578"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IOLTS.2016.7604681"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/MICRO.2001.991120"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2380445.2380459"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DFTVS.1995.476954"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MDT.2005.94"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICCD.2003.1240944"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/HIPC.1996.565839"},{"key":"ref8","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/DFT.2014.6962072"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/DSN.2004.1311888"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MDT.2009.149"},{"year":"2003","author":"hennessy","journal-title":"Computer architecture A quantitative approach Third edition[M]","key":"ref9"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934572.pdf?arnumber=7934572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T18:53:36Z","timestamp":1496688816000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934572","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}