{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:57:59Z","timestamp":1730213879376,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934573","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T16:22:11Z","timestamp":1496074931000},"page":"207-212","source":"Crossref","is-referenced-by-count":9,"title":["Rocket Queue: New data sorting architecture for real-time systems"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Kohutka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viera","family":"Stopjakova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.905281"},{"key":"ref3","article-title":"Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches","author":"moon","year":"2000","journal-title":"IEEE Transactions on Computers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS-EERC.2015.32"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315637"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2016.7529789"},{"key":"ref5","first-page":"21","article-title":"Efficient systolic arrays for matrix multiplication","volume":"iii","author":"klass","year":"1991","journal-title":"Proc Int Conf Parallel Processing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.44"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2013.110"},{"key":"ref7","article-title":"Real-Time Scheduling Co-Processor in Hardware for Single and Multiprocessor Systems","author":"starner","year":"1996","journal-title":"Proceedings of the EUROMICRO Conference"},{"journal-title":"Hardware Co-Processor for the OReK Real-Time Executive","year":"2010","author":"ferreira","key":"ref2"},{"key":"ref9","article-title":"Real-Time Scheduling in Heterogeneous Dual-core Architectures","author":"kim","year":"2006","journal-title":"Proc 12th Int'l Conf Parallel and Distributed Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0676-1"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934573.pdf?arnumber=7934573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T21:49:37Z","timestamp":1506980977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934573","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}