{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:02Z","timestamp":1730213882049,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934577","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T20:22:11Z","timestamp":1496089331000},"page":"92-95","source":"Crossref","is-referenced-by-count":3,"title":["Hierarchical temporal memory implementation on FPGA using LFSR based spatial pooler address space generator"],"prefix":"10.1109","author":[{"given":"Madis","family":"Kerner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kalle","family":"Tammemae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Evaluating Real-time Anomaly Detection Algorithms - the Numenta Anomaly Benchmark, year=2015, doi=10.1109\/ICMLA.2015.141","author":"lavin","year":"0","journal-title":"14th International Conference on Machine Learning and Applications (IEEE ICMLA)"},{"journal-title":"Applications of Hierarchical Temporal Memory (HTM)","year":"2014","key":"ref3"},{"journal-title":"Design and analysis of a reconfigurable hierarchical temporal memory architecture","year":"0","author":"zyarah","key":"ref10"},{"key":"ref6","article-title":"Why neurons have thousands of synapses, a theory of sequence memory in neocortex","volume":"10","author":"hawkins","year":"2015","journal-title":"Frontiers in Neural Circuits"},{"key":"ref11","first-page":"103","article-title":"Verilog implementation of a node of hierarchical temporal memory","volume":"7","author":"vyas","year":"2013","journal-title":"Asian Journal of Computer Science and Information Technology"},{"article-title":"How do neurons operate on sparse distributed representations? A mathematical theory of sparsity, neurons and active dendrites","year":"2016","author":"ahmad","key":"ref5"},{"journal-title":"Linear Feedback Register Shift","year":"2016","key":"ref12"},{"journal-title":"Implementation of Hierarchical Temporal Memory on a Many-Core Architecture","year":"2013","author":"zhou","key":"ref8"},{"journal-title":"Numenta Platform for Intelligent Computing","year":"2016","key":"ref7"},{"journal-title":"Hierarchical Temporal Memory including HTM Cortical Learning Algorithms White paper VERSION 0 2 1","year":"2011","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.15760\/etd.160"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1142\/10190"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934577.pdf?arnumber=7934577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T18:56:59Z","timestamp":1496689019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934577","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}