{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T05:44:36Z","timestamp":1760161476948,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934578","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T20:22:11Z","timestamp":1496089331000},"page":"178-183","source":"Crossref","is-referenced-by-count":7,"title":["HLS design of a hardware accelerator for Homomorphic Encryption"],"prefix":"10.1109","author":[{"given":"A.","family":"Mkhinini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Maistri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Leveugle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Tourki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2350431"},{"key":"ref11","first-page":"1","article-title":"Polynomial multipliers for fully homomorphic encryption on FPGA","author":"jayet-griffon","year":"0","journal-title":"ReConFig'15"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843028"},{"journal-title":"Helib homomorphic encryption library","year":"0","author":"halevi","key":"ref13"},{"key":"ref14","first-page":"1","article-title":"Homomorphic AES evaluation using the modified LTV scheme","author":"dor\u00f6z","year":"2015","journal-title":"Designs Codes and Cryptography"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44774-1_17"},{"key":"ref16","first-page":"318","article-title":"A Comparison of the Homomorphic Encryption Schemes FV and YASHE","volume":"8469","author":"lepoint","year":"2014","journal-title":"AFRICACRYPT Ser LNCS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-012-9720-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5219515"},{"journal-title":"Augh project","year":"2016","author":"prost-boucle","key":"ref19"},{"key":"ref4","first-page":"143","article-title":"Accelerating Homomorphic Evaluation on Reconfigurable Hardware","author":"p\u00f6ppelmann","year":"0","journal-title":"CHES'15"},{"key":"ref3","first-page":"1","article-title":"Accelerating NTRU based homomorphic encryption using GPUs","author":"dai","year":"2014","journal-title":"HPEC"},{"key":"ref6","first-page":"1509","article-title":"Accelerating Fully Homomorphic Encryption in Hardware","volume":"64","author":"dor\u00f6z","year":"2015","journal-title":"IEEE T C"},{"key":"ref5","article-title":"Accelerating Somewhat Homomorphic Evaluation using FPGAs","volume":"294","author":"\u00f6zt\u00fcrk","year":"2015","journal-title":"IACR'15"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-3-642-13190-5_1","volume":"6110","author":"lyubashevsky","year":"2010","journal-title":"On ideal lattices and learning with errors over rings” In Advances in Cryptology - EUROCRYPT 2010"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865755"},{"journal-title":"A Fully Homomorphic Encryption Scheme","year":"2009","author":"gentry","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_10"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.10.002"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934578.pdf?arnumber=7934578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T06:39:36Z","timestamp":1569393576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934578","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}