{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,11]],"date-time":"2026-05-11T19:17:49Z","timestamp":1778527069356,"version":"3.51.4"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934579","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T20:22:11Z","timestamp":1496089331000},"page":"195-200","source":"Crossref","is-referenced-by-count":7,"title":["Implementation of an asynchronous bundled-data router for a GALS NoC in the context of a VSoC"],"prefix":"10.1109","author":[{"given":"Patrick","family":"Russell","sequence":"first","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS, Divison Engineering of Adaptive Systems EAS, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Doge","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS, Divison Engineering of Adaptive Systems EAS, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Hoppe","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS, Divison Engineering of Adaptive Systems EAS, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas B.","family":"Preusser","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Institute of Computer Engineering, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Reichel","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS, Divison Engineering of Adaptive Systems EAS, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Schneider","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Integrated Circuits IIS, Divison Engineering of Adaptive Systems EAS, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.71"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref12","author":"russell","year":"2016","journal-title":"Entwurf und Implementierung eines asynchronen Netzwerkes für die schnelle Kommunikation auf grossen ASICs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.167"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012661"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref4","article-title":"A 1 Megapixel HDR Image Sensor SoC with Highly Parallel Mixed-Signal Processing","author":"d\u00f6ge","year":"2015","journal-title":"International Image Sensor Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref6","article-title":"Design and Implementation of an Asynchronous NoC Router using a Transition-Signaling Bundled-Data Protocol","author":"gibiluka","year":"2013","journal-title":"End of Term Work"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081379"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Dresden, Germany","start":{"date-parts":[[2017,4,19]]},"end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934579.pdf?arnumber=7934579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T10:51:47Z","timestamp":1623235907000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7934579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934579","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}