{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:56:43Z","timestamp":1780675003068,"version":"3.54.1"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934583","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T16:22:11Z","timestamp":1496074931000},"page":"134-139","source":"Crossref","is-referenced-by-count":21,"title":["Are XORs in logic synthesis really necessary?"],"prefix":"10.1109","author":[{"given":"Ivo","family":"Halecek","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Petr","family":"Fiser","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan","family":"Schmidt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","first-page":"151","article-title":"A comprehensive set of logic synthesis and optimization examples","author":"fiser","year":"2016","journal-title":"12th Int Workshop on Boolean Problems (IWSBP)"},{"key":"ref33","author":"yang","year":"1991","journal-title":"MCNC Technical report"},{"key":"ref32","author":"mishchenko","year":"2005","journal-title":"Technology mapping with Boolean matching supergates and choices ” ERL Technical Report"},{"key":"ref31","author":"biere","year":"2007","journal-title":"Aiger"},{"key":"ref30","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","author":"mishchenko","year":"0","journal-title":"Technical Report of University of Berkeley"},{"key":"ref37","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Tech Rep"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref35","first-page":"677","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"brglez","year":"1985","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS"},{"key":"ref34","article-title":"IWLS'93 Benchmark Set: Version 4.0","author":"mcelvain","year":"1993","journal-title":"Tech Rep"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675141"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref12","first-page":"101","article-title":"Using if-then-else DAGs for multi-level logic minimization","author":"karplus","year":"1989","journal-title":"Proc of Advance Research in VLSI C Seitz Ed"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1145\/157485.165078","article-title":"bdd based decomposition of logic functions with application to fpga synthesis","author":"lai","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605442"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382541"},{"key":"ref18","first-page":"532","article-title":"DAG-aware AIG rewriting: a fresh look at combinational logic synthesis","author":"robert","year":"2006","journal-title":"43rd ACM\/IEEE Design Automation Conference"},{"key":"ref19","author":"mishchenko","year":"2012","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref28","first-page":"183","article-title":"Small but nasty logic synthesis examples","author":"fiser","year":"2008","journal-title":"8th Int Workshop on Boolean Problems (IWSBP)"},{"key":"ref4","first-page":"112","article-title":"Doing two-level logic minimization 100 times faster","author":"coudert","year":"1995","journal-title":"Proceedings of the Sixth Annual ACM-SIAM Symposium on Discrete ALgorithms ser SODA'95"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378353"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref5","author":"hachtel","year":"1996","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2002.1011086"},{"key":"ref7","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.35836"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1956.tb03835.x"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: an academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Proceedings of the 22nd International Conference on Computer Aided Verification (CAV'10)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361058"},{"key":"ref21","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","author":"robert","year":"2006","journal-title":"International Workshop on Logic and Synthesis"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2460377"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744806"},{"key":"ref26","first-page":"242","article-title":"Fast heuristic minimization of exclusive-sums-of-products","author":"mishchenko","year":"2001","journal-title":"International Workshop on Reed-Muller expansions in circuit design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.156"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Dresden, Germany","start":{"date-parts":[[2017,4,19]]},"end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934583.pdf?arnumber=7934583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T02:39:36Z","timestamp":1569379176000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934583","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}