{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:05Z","timestamp":1730213885403,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ddecs.2017.7934587","type":"proceedings-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T16:22:11Z","timestamp":1496074931000},"page":"171-176","source":"Crossref","is-referenced-by-count":4,"title":["A novel architecture for LZSS compression of configuration bitstreams within FPGA"],"prefix":"10.1109","author":[{"given":"Radek","family":"Isa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiri","family":"Matousek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/322344.322346"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378644"},{"key":"ref5","article-title":"On the Design and Implementation of an FPGA-based Lossless Data Compressor","author":"morales-sandoval","year":"2004","journal-title":"Proc of 2004 International Conference on Reconfigurable Computing and FPGAs (ReConFig)"},{"journal-title":"Opencores","year":"2016","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.58"},{"key":"ref2","volume":"153","author":"koch","year":"2013","journal-title":"Partial Reconfiguration on FPGAs Architectures Tools and Applications ser Lecture Notes in Electrical Engineering"},{"key":"ref1","first-page":"147","article-title":"Configuration Compression for Virtex FPGAs","author":"li","year":"2001","journal-title":"The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 01)"}],"event":{"name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2017,4,19]]},"location":"Dresden, Germany","end":{"date-parts":[[2017,4,21]]}},"container-title":["2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7932334\/7934552\/07934587.pdf?arnumber=7934587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,5]],"date-time":"2017-06-05T14:55:38Z","timestamp":1496674538000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7934587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2017.7934587","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}