{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:59:46Z","timestamp":1770285586157,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/ddecs.2019.8724635","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:52:12Z","timestamp":1559256732000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Automated Integration of Dynamic Power Management into FPGA-Based Design"],"prefix":"10.1109","author":[{"given":"Michal","family":"Skuta","sequence":"first","affiliation":[]},{"given":"Dominik","family":"Macko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"364","article-title":"Modular evaluation system for low-power applications: Educating undergraduate students in advanced digital design","author":"schwandt","year":"2018","journal-title":"IEEE International Conference on Electronics Circuits and Systems (ICECS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICETA.2016.7802073"},{"key":"ref12","year":"2019","journal-title":"iCEstick evaluation kit Rapid development for affordable innovation"},{"key":"ref13","author":"\u0161kuta","year":"2019","journal-title":"iCE40HX1K demos"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050500"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872341"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393914"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927504"},{"key":"ref8","first-page":"49","article-title":"System-level approaches to power efficiency in FPGA-based designs (data reduction algorithms case study)","volume":"5","author":"czapski","year":"2011","journal-title":"Journal of Automation Mobile Robotics and Intelligent Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927503"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.06.001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2015.7301601"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2018.8464173"}],"event":{"name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Cluj-Napoca, Romania","start":{"date-parts":[[2019,4,24]]},"end":{"date-parts":[[2019,4,26]]}},"container-title":["2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718445\/8724630\/08724635.pdf?arnumber=8724635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:21:45Z","timestamp":1658262105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2019.8724635","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}