{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T06:28:28Z","timestamp":1750746508806},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/ddecs.2019.8724649","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:52:12Z","timestamp":1559256732000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Hardware Trojan Detection and Recovery in MPSoCs via On-line Application Specific Testing"],"prefix":"10.1109","author":[{"given":"Amin","family":"Malekpour","sequence":"first","affiliation":[]},{"given":"Roshan","family":"Ragel","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Murphy","sequence":"additional","affiliation":[]},{"given":"Aleksandar","family":"Ignjatovic","sequence":"additional","affiliation":[]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Trojan-guard: Simple and effective hardware trojan mitigation techniques for pipelined mpsocs","author":"malekpour","year":"2017","journal-title":"2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2029117"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530092"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"ref14","first-page":"990","article-title":"Native mode functional test generation for processors with applications to self test and design validation","author":"shen","year":"1998","journal-title":"Test Conference 1998 Proceedings"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403703"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2460551"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2009.03.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176642"},{"key":"ref6","first-page":"157:1","article-title":"High-level synthesis for run-time hardware trojan detection and recovery","author":"cui","year":"2014","journal-title":"Proceedings of the 51st Annual Design Automation Conference DAC ’14"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2654268"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref7","article-title":"Protection against hardware trojans with logic testing: Proposed solutions and challenges ahead","author":"dupuis","year":"2017","journal-title":"IEEE Design & Test"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.10"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995258"}],"event":{"name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2019,4,24]]},"location":"Cluj-Napoca, Romania","end":{"date-parts":[[2019,4,26]]}},"container-title":["2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718445\/8724630\/08724649.pdf?arnumber=8724649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:21:44Z","timestamp":1658262104000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2019.8724649","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}