{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:21:10Z","timestamp":1725596470099},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/ddecs.2019.8724660","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T18:52:12Z","timestamp":1559242332000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["Testability Measures Considering Circuit Reconvergence to Reduce ATPG Runtime"],"prefix":"10.1109","author":[{"given":"Kai-Hsun","family":"Chen","sequence":"first","affiliation":[]},{"given":"Ching-Yuan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jiun-Lang","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"658","article-title":"A novel combinational testability analysis by considering signal correlation","author":"chang","year":"1998","journal-title":"Proc ITC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(91)90446-Z"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90059-X"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref2","first-page":"562","article-title":"Probabilistic testability","author":"agrawal","year":"1985","journal-title":"Proc Int Conf Computer Design VLSI Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585245"}],"event":{"name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2019,4,24]]},"location":"Cluj-Napoca, Romania","end":{"date-parts":[[2019,4,26]]}},"container-title":["2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718445\/8724630\/08724660.pdf?arnumber=8724660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:21:44Z","timestamp":1658247704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2019.8724660","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}