{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:07:48Z","timestamp":1775837268741,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/ddecs.2019.8724665","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:52:12Z","timestamp":1559256732000},"page":"1-4","source":"Crossref","is-referenced-by-count":25,"title":["Implementation of FPGA-based Accelerator for Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Tsung-Han","family":"Tsai","sequence":"first","affiliation":[]},{"given":"Yuan-Chen","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Ming-Hwa","family":"Sheu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.864174"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.177"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPIS.2016.7869873"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1273496.1273556"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"829","DOI":"10.1109\/ICCSNT.2015.7490869","article-title":"An FPGA-based accelerator implementation for deep convolutional neural networks","author":"zhou","year":"2015","journal-title":"2015 4th International Conference on Computer Science and Network Technology (ICCSNT)"},{"key":"ref5","first-page":"32","article-title":"Cnp: An fpga-based processor for convolutional networks. In Field Programmable Logic and Applications, 2009","author":"farabet","year":"2009","journal-title":"FPL 2009 International Conference on"},{"key":"ref8","article-title":"XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks","author":"rastegari","year":"2016","journal-title":"arXiv preprint arXiv 1603 02895"},{"key":"ref7","article-title":"Rectifier nonlinearities improve neural network acoustic models","author":"maas","year":"2013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.1999.790410"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052915"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009715923555"}],"event":{"name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Cluj-Napoca, Romania","start":{"date-parts":[[2019,4,24]]},"end":{"date-parts":[[2019,4,26]]}},"container-title":["2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718445\/8724630\/08724665.pdf?arnumber=8724665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:21:45Z","timestamp":1658262105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2019.8724665","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}