{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:42Z","timestamp":1774687662020,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/ddecs.2019.8724669","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T22:52:12Z","timestamp":1559256732000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["From Constraints to Tape-Out: Towards a Continuous AMS Design Flow"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Krinke","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Institute of Electromechanical and Electronic Design, Dresden, Germany"}]},{"given":"Tilman","family":"Horst","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Institute of Electromechanical and Electronic Design, Dresden, Germany"}]},{"given":"Georg","family":"Glaser","sequence":"additional","affiliation":[{"name":"IMMS Institut f\u00fcr Mikroelektronik- und Mechatronik-Systeme gemeinn\u00fctzige GmbH Ilmenau, Germany"}]},{"given":"Martin","family":"Grabmann","sequence":"additional","affiliation":[{"name":"IMMS Institut f\u00fcr Mikroelektronik- und Mechatronik-Systeme gemeinn\u00fctzige GmbH Ilmenau, Germany"}]},{"given":"Tobias","family":"Markus","sequence":"additional","affiliation":[{"name":"Heidelberg University, ZITI, Computer Architecture Group, Heidelberg, Germany"}]},{"given":"Benjamin","family":"Prautsch","sequence":"additional","affiliation":[{"name":"Division Engineering of Adaptive Systems, Fraunhofer IIS\/EAS, Institute for Integrated Circuits, Dresden, Germany"}]},{"given":"Uwe","family":"Hatnik","sequence":"additional","affiliation":[{"name":"Division Engineering of Adaptive Systems, Fraunhofer IIS\/EAS, Institute for Integrated Circuits, Dresden, Germany"}]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Institute of Electromechanical and Electronic Design, Dresden, Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2016.7520725"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981572"},{"key":"ref13","first-page":"1","article-title":"Template-Driven Analog Layout Generators for Improved Technology Independence","author":"prautsch","year":"2018","journal-title":"ANALOG 2018 16th GMM\/ITG-Symposium dummydata"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2016.7520731"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043824"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855982"},{"key":"ref17","article-title":"Entwicklung einer Programmierschnittstelle zur Verdrahtung von analogen integrierten Schaltungsblöcken","author":"schulze","year":"2018"},{"key":"ref18","author":"kundert","year":"2004","journal-title":"The Designer's Guide to Verilog-AMS"},{"key":"ref19","article-title":"Standard SystemC AMS extensions 2.0 language reference manual","author":"barnasconi","year":"2013","journal-title":"Accellera Systems Initiative"},{"key":"ref4","article-title":"Digital centric multi-gigabit SerDes design and verification","author":"m\u00fcller","year":"2018"},{"key":"ref3","year":"0","journal-title":"Verilog In for Virtuoso Design Environment User Guide and Reference"},{"key":"ref6","first-page":"7","article-title":"Constraint propagation methods for robust IC design","author":"krinke","year":"2015","journal-title":"Proc 8th Symp on Reliability by Design (ZuE)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2717764.2717781","article-title":"Automation of analog IC layout: Challenges and solutions","author":"scheible","year":"2015","journal-title":"Proc Int Symp Physical Design (ISPD)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2013.6815410"},{"key":"ref7","first-page":"40","article-title":"Predictive system-level constraint verification and optimization","author":"krinke","year":"2017","journal-title":"Proc 9th Symp on Reliability by Design (ZuE)"},{"key":"ref2","article-title":"BAG: A designer-oriented framework for the development of AMS circuit generators","author":"crossley","year":"2014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-47101-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763267"},{"key":"ref20","year":"2015","journal-title":"Cadence Virtuoso AMS Designer Environment User Guide Product Version 6 1 6"},{"key":"ref22","first-page":"1","article-title":"Parasitic symmetry at a glance: Uncovering mixed-signal layout constraints","author":"gl\u00e4ser","year":"2017","journal-title":"Proc Frontiers in Analog CAD (FAC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2018.8434844"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.02.016"}],"event":{"name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Cluj-Napoca, Romania","start":{"date-parts":[[2019,4,24]]},"end":{"date-parts":[[2019,4,26]]}},"container-title":["2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718445\/8724630\/08724669.pdf?arnumber=8724669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,17]],"date-time":"2023-09-17T02:23:15Z","timestamp":1694917395000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2019.8724669","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}