{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:46:21Z","timestamp":1725662781545},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/ddecs.2019.8724671","type":"proceedings-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T18:52:12Z","timestamp":1559242332000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers"],"prefix":"10.1109","author":[{"given":"Hsiang-Chih","family":"Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Wei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonas","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Der","family":"Shieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pei-Yin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.2009253"},{"key":"ref3","article-title":"FPGA implementation of AdaBoost algorithm for detection of face biometrics","author":"wei","year":"2004","journal-title":"Proc IEEE Int Workshop on Biomedical Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2069575"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2048224"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.6028\/jres.084.024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.93"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2011.155"},{"journal-title":"CMU Image Data Base Face","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2001.990517"}],"event":{"name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2019,4,24]]},"location":"Cluj-Napoca, Romania","end":{"date-parts":[[2019,4,26]]}},"container-title":["2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8718445\/8724630\/08724671.pdf?arnumber=8724671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:21:45Z","timestamp":1658247705000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8724671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs.2019.8724671","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}