{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:27Z","timestamp":1730213907427,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/ddecs50862.2020.9095557","type":"proceedings-article","created":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T17:07:10Z","timestamp":1589908030000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["KL-cuts influence on optimization of polymorphic circuits based on PAIG rewriting"],"prefix":"10.1109","author":[{"given":"Adam","family":"Crha","sequence":"first","affiliation":[]},{"given":"Vaclav","family":"Simek","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Ruzicka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"21","article-title":"Toward efficient synthesis method of multifunctional logic circuits","author":"crha","year":"2015"},{"key":"ref11","first-page":"607","article-title":"On evolutionary synthesis of compact polymorphic combinational circuits","volume":"17","author":"gajda","year":"2011","journal-title":"Multiple-Valued Logic and Soft Computing"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DATE.2012.6176563"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/DSD.2019.00056"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/1146909.1147048"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/DTIS.2018.8368583"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref17","article-title":"Evolutionary Approach to Synthesis and Optimization of Ordinary and Polymorphic Circuits","author":"gajda","year":"2011","journal-title":"PhD thesis"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TCAD.2006.887925"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/DATE.2010.5456946"},{"year":"2013","author":"morris","journal-title":"Nanoelectronic Device Applications Handbook ser Devices Circuits and Systems","key":"ref4"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MDT.2008.91"},{"year":"2007","author":"bobda","journal-title":"Introduction to Reconfigurable Computing Architectures Algorithms and Applications","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/SSCI.2016.7850177"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DSD.2011.30"},{"key":"ref7","first-page":"18","article-title":"Multifunctional logic gate controlled by temperature","author":"stoica","year":"2005","journal-title":"NASA Tech Briefs"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/WEAH.2009.4925666"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1007\/3-540-45443-8_26","article-title":"Polymorphic electronics","author":"stoica","year":"2001","journal-title":"Evolvable Systems From Biology to Hardware"},{"key":"ref9","first-page":"31","article-title":"Physical demonstration of polymorphic self-checking circuits","author":"r?\u017ei?ka","year":"2008","journal-title":"Proc of 14th IEEE International On-Line Testing Symposium IEEE"},{"year":"1991","author":"yang","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0.” Microelectronics Center of North Carolina (MCNC)","key":"ref20"}],"event":{"name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2020,4,22]]},"location":"Novi Sad, Serbia","end":{"date-parts":[[2020,4,24]]}},"container-title":["2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9093721\/9095556\/09095557.pdf?arnumber=9095557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:57:32Z","timestamp":1656331052000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9095557\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs50862.2020.9095557","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}