{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:30Z","timestamp":1730213910721,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/ddecs50862.2020.9095579","type":"proceedings-article","created":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T21:07:10Z","timestamp":1589922430000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Power Consumption Analysis of New Generation of Polymorphic Gates"],"prefix":"10.1109","author":[{"given":"Jan","family":"Nevoral","sequence":"first","affiliation":[]},{"given":"Vaclav","family":"Simek","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Ruzicka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.5755\/j01.itc.42.1.925"},{"key":"ref11","first-page":"125","article-title":"Polymorphic gates in design and test of digital circuits","volume":"4","author":"sekanina","year":"2008","journal-title":"International Journal of Unconventional Computing"},{"article-title":"On polymorphic circuits and their design using evolutionary algorithms","year":"2002","author":"stoica","key":"ref12"},{"key":"ref13","first-page":"10","article-title":"Multifunctional logic gate controlled by temperature","author":"stoica","year":"2005","journal-title":"NASA Tech Briefs"},{"key":"ref14","first-page":"14","article-title":"Three-function logic gate controlled by analog voltage","author":"zebulum","year":"2006","journal-title":"NASA Tech Briefs"},{"key":"ref15","first-page":"96","article-title":"On bifunctional polymorphic gates controlled by a special signal","volume":"7","author":"r?\u017ei?ka","year":"2008","journal-title":"WSEAS Trans on Circuits"},{"article-title":"PoLibSi: Polymorphic gate library","year":"0","author":"nevoral","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126608004381"},{"year":"0","key":"ref18","article-title":"Predictive technology model (PTM)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040503"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45443-8_26"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00025"},{"key":"ref5","first-page":"31","article-title":"Physical demonstration of polymorphic self-checking circuits","author":"r?\u017ei?ka","year":"2008","journal-title":"Proc IEEE International Online Testing Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.92"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00055"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010016313373"},{"article-title":"Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications","year":"2007","author":"bobda","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.30"},{"article-title":"CMOS VLSI Design: A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref20"}],"event":{"name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2020,4,22]]},"location":"Novi Sad, Serbia","end":{"date-parts":[[2020,4,24]]}},"container-title":["2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9093721\/9095556\/09095579.pdf?arnumber=9095579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T16:06:51Z","timestamp":1656346011000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9095579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs50862.2020.9095579","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}