{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,14]],"date-time":"2025-07-14T02:54:27Z","timestamp":1752461667290},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/ddecs50862.2020.9095665","type":"proceedings-article","created":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T21:07:10Z","timestamp":1589922430000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["A dynamic hardware redundancy mechanism for the in-field fault detection in cores of GPGPUs"],"prefix":"10.1109","author":[{"given":"Josie E.","family":"Rodriguez Condia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierpaolo","family":"Narducci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Sterpone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665686"},{"key":"ref12","first-page":"55","article-title":"A hardware redundancy and recovery mechanism for reliable scientific computation on graphics processors","author":"sheaffer","year":"2007","journal-title":"Graphics Hardware"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.13"},{"article-title":"EFECT TOLERANT REDUNDANCY","year":"2009","author":"nickolls","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00044"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1109\/VTS48691.2020.9107572","article-title":"A dynamic reconfiguration mechanism to increase the reliability of GPGPUs","author":"condia","year":"2020","journal-title":"VTS 2020 VLSI Test Symposium"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2019.8735047"},{"key":"ref19","article-title":"Nangate 45nm Open Cell Library","author":"knudsen","year":"2008","journal-title":"CDNLive! EMEA"},{"journal-title":"NVIDIA Announces World’s First Functionally Safe AI Self-Driving Platform","year":"2016","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.07.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.07.035"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2362014"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2019.2903027"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.07.007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727092"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854463"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(88)80045-4"}],"event":{"name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2020,4,22]]},"location":"Novi Sad, Serbia","end":{"date-parts":[[2020,4,24]]}},"container-title":["2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9093721\/9095556\/09095665.pdf?arnumber=9095665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:33Z","timestamp":1656345453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9095665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ddecs50862.2020.9095665","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}