{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T21:30:17Z","timestamp":1773523817283,"version":"3.50.1"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/ddecs50862.2020.9095707","type":"proceedings-article","created":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T21:07:10Z","timestamp":1589922430000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["A Security Verification Template to Assess Cache Architecture Vulnerabilities"],"prefix":"10.1109","author":[{"given":"Tara","family":"Ghasempouri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kolin","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cezar","family":"Reinbrecht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s100090050046"},{"key":"ref32","article-title":"What is formal verificationƒ","author":"sanghavi","year":"2010","journal-title":"EE Times_Asia"},{"key":"ref31","author":"b\u00e9rard","year":"2013","journal-title":"Systems and Software Verification Model-Checking Techniques and Tools"},{"key":"ref30","author":"petitcolas","year":"2011","journal-title":"Kerckhoffs's principle"},{"key":"ref36","first-page":"52","article-title":"Design and synthesis of synchronization skeletons using branching time temporal logic","author":"clarke","year":"1981","journal-title":"Workshop on Logic of Programs"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30080-9_7"},{"key":"ref34","author":"sun","year":"2009","journal-title":"Fair model checking with abstraction"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.326"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214294"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00075-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2018.8681487"},{"key":"ref14","article-title":"Automatic generation and qualification of assertions on control signals: A time window-based approach","author":"danese","year":"2015","journal-title":"IVLSI"},{"key":"ref15","author":"handy","year":"1998","journal-title":"The Cache Memory Book"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2345156.2254078"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694372"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1007\/11935308_9","article-title":"Trace-Driven Cache Attacks on AES","author":"ac?i\u00e7mez","year":"2006","journal-title":"Information and Communications Security"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref3","year":"0","journal-title":"Cache attacks and countermeasures The case of AES"},{"key":"ref6","article-title":"RIDL: Rogue in-flight data load","author":"schaik","year":"2019","journal-title":"S&P"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25578-6_6"},{"key":"ref5","article-title":"Meltdown: Reading Kernel Memory from User Space","author":"lipp","year":"2018","journal-title":"Proceedings of the 27th USENIX Security Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3140587.3062388"},{"key":"ref7","article-title":"Fallout: Reading kernel writes user space","author":"minkin","year":"2019"},{"key":"ref2","article-title":"Cache-timing attacks on aes","author":"bernstein","year":"2005","journal-title":"Tech Rep"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70225"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329804"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250723"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11925-5_17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"ref26","article-title":"Flush+reload: A high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"23rd USENIX"},{"key":"ref25","author":"tsunoo","year":"0","journal-title":"CHES 2003 ch Cryptanalysis of DES Implemented on Computers with Cache"}],"event":{"name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Novi Sad, Serbia","start":{"date-parts":[[2020,4,22]]},"end":{"date-parts":[[2020,4,24]]}},"container-title":["2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9093721\/9095556\/09095707.pdf?arnumber=9095707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:57:32Z","timestamp":1656345452000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9095707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/ddecs50862.2020.9095707","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}