{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T19:47:25Z","timestamp":1724615245461},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/ddecs52668.2021.9417048","type":"proceedings-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T20:25:43Z","timestamp":1619814343000},"source":"Crossref","is-referenced-by-count":6,"title":["Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures"],"prefix":"10.1109","author":[{"given":"D.","family":"Appello","sequence":"first","affiliation":[]},{"given":"P.","family":"Bernardi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Calabrese","sequence":"additional","affiliation":[]},{"given":"S.","family":"Littardi","sequence":"additional","affiliation":[]},{"given":"G.","family":"Pollaccia","sequence":"additional","affiliation":[]},{"given":"S.","family":"Quer","sequence":"additional","affiliation":[]},{"given":"V.","family":"Tancorre","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ugioli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927068"},{"key":"ref3","first-page":"1","year":"2001","journal-title":"IEEE Std 1364-2001"},{"key":"ref6","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484685"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219018"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.45"}],"event":{"name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Vienna, Austria","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9417028\/9417018\/09417048.pdf?arnumber=9417048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:13Z","timestamp":1652197273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9417048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ddecs52668.2021.9417048","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}