{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T05:04:58Z","timestamp":1747976698191},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/ddecs52668.2021.9417058","type":"proceedings-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T20:25:43Z","timestamp":1619814343000},"page":"105-110","source":"Crossref","is-referenced-by-count":5,"title":["Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition"],"prefix":"10.1109","author":[{"given":"Siang-Yun","family":"Lee","sequence":"first","affiliation":[{"name":"Integrated Systems Lab, EPFL,Lausanne,Switzerland"}]},{"given":"Heinz","family":"Riener","sequence":"additional","affiliation":[{"name":"Integrated Systems Lab, EPFL,Lausanne,Switzerland"}]},{"given":"Giovanni De","family":"Micheli","sequence":"additional","affiliation":[{"name":"Integrated Systems Lab, EPFL,Lausanne,Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317980"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.3609062"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0016-0032(61)90702-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0281"},{"article-title":"LUT mapping and optimization for majority-inverter graphs","volume-title":"Proceedings of IWLS","author":"Haaswijk","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858408"},{"key":"ref10","first-page":"157","article-title":"Size optimization of MIGs with an application to QCA and STMG technologies","volume-title":"Proceedings of Symposium on Nanoscale Architectures","author":"Riener"},{"article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proceedings of IWLS","author":"Mishchenko","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1962.16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378353"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.511577"},{"key":"ref18","article-title":"The EPFL logic synthesis libraries","author":"Soeken","year":"2019","journal-title":"arXiv preprint arXiv:1805.05121v2"},{"issue":"CONF","key":"ref19","article-title":"The EPFL combinational benchmark suite","volume-title":"Proceedings of IWLS","author":"Amaru"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.285741"}],"event":{"name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2021,4,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9417028\/9417018\/09417058.pdf?arnumber=9417058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T04:22:50Z","timestamp":1725250970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9417058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs52668.2021.9417058","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}