{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:06:23Z","timestamp":1740099983633,"version":"3.37.3"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014809","name":"Technology Agency of the Czech Republic","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/ddecs52668.2021.9417060","type":"proceedings-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T20:25:43Z","timestamp":1619814343000},"page":"151-156","source":"Crossref","is-referenced-by-count":3,"title":["High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories"],"prefix":"10.1109","author":[{"given":"Michal","family":"Orsak","sequence":"first","affiliation":[]},{"given":"Tomas","family":"Benes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Packet Size Distribution Comparison Between Internet Links in 1998 and 2008","year":"2021","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2009.5061972"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2014.013114.132384"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/316194.316216"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2017.8254754"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3098583.3098585"},{"key":"ref16","first-page":"283","article-title":"GFlow: Towards GPU-based high-performance table matching in OpenFlow switches","author":"qiu","year":"2015","journal-title":"2015 International Conference on Information Networking (ICOIN) ICOIN"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508162"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162112"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2389239"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.32"},{"journal-title":"Intel Open Network Platform Release 2 1 Performance Test Report","year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832203"},{"journal-title":"Open Vswitch","year":"2021","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1592681.1592692"},{"journal-title":"Packet Length Distributions CAIDA","year":"2021","key":"ref29"},{"key":"ref5","article-title":"OpenFlow table type patterns","author":"finlayson","year":"2014","journal-title":"Manual"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PARELEC.2006.71"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2005.200"},{"journal-title":"OpenFlow Switch Specification version 1 5 1","year":"2021","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851208"},{"key":"ref1","first-page":"409","author":"goransson","year":"2017","journal-title":"Software Defined Networks A Comprehensive Approach"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021752"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508163"},{"key":"ref21","first-page":"51","article-title":"Azure accelerated networking: SmartNICs in the public cloud","author":"firestone","year":"2018","journal-title":"Proceedings of the 15th USENIX conference on networked systems design and implementation ser NSDI’18"},{"key":"ref24","first-page":"531","article-title":"FlowBlaze: Stateful packet processing in hardware","author":"pontarelli","year":"2019","journal-title":"16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1185347.1185356"},{"journal-title":"OPTIMIZATION OF NETWORK FLOW MONITORING","year":"2013","author":"zadn\u00edk","key":"ref26"},{"journal-title":"UltraScale Architecture-Based FPGAs Memory IP v1 4 LogiCORE IP Product Guide","year":"2020","key":"ref25"}],"event":{"name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2021,4,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9417028\/9417018\/09417060.pdf?arnumber=9417060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:13Z","timestamp":1652197273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9417060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ddecs52668.2021.9417060","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}