{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:18:33Z","timestamp":1774365513975,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/ddecs52668.2021.9417062","type":"proceedings-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T20:25:43Z","timestamp":1619814343000},"page":"93-98","source":"Crossref","is-referenced-by-count":3,"title":["Emerging Technologies: Challenges and Opportunities for Logic Synthesis"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Bosio","sequence":"first","affiliation":[]},{"given":"Mayeul","family":"Cantan","sequence":"additional","affiliation":[]},{"given":"Cedric","family":"Marchand","sequence":"additional","affiliation":[]},{"given":"Ian","family":"O'Connor","sequence":"additional","affiliation":[]},{"given":"Petr","family":"Fiser","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Poittevin","sequence":"additional","affiliation":[]},{"given":"Marcello","family":"Traiola","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351408"},{"key":"ref13","first-page":"287","author":"uyemura","year":"2001","journal-title":"Dynamic Logic Circuit Concepts"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/UKSim.2015.82"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref18","author":"mishchenko","year":"2012","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref19","article-title":"SIS: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"No UCB\/ERL M92\/41"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5"},{"key":"ref3","author":"hachtel","year":"1996","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344094"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-016-1396-7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2015.7292353"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1039\/c3nr33738c"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3032625"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869760"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.12.009"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753567"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref26","author":"yang","year":"1988","journal-title":"Logic synthesis and optimization benchmarks"},{"key":"ref25","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"}],"event":{"name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Vienna, Austria","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9417028\/9417018\/09417062.pdf?arnumber=9417062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:13Z","timestamp":1652197273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9417062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ddecs52668.2021.9417062","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}