{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:16:25Z","timestamp":1725578185653},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/ddecs52668.2021.9417069","type":"proceedings-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T20:25:43Z","timestamp":1619814343000},"page":"111-114","source":"Crossref","is-referenced-by-count":0,"title":["Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults"],"prefix":"10.1109","author":[{"given":"Josef","family":"Strnadel","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3158668"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-45231-8_10"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2737166.2737170"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-4558-5"},{"key":"ref4","article-title":"Principles of Model Checking","author":"baier","year":"2008","journal-title":"Representation and Mind Series"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758662"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0031987"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30080-9_7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2168\/LMCS-10(4:6)2014"},{"key":"ref2","article-title":"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits","author":"bushnell","year":"2013","journal-title":"Springer Publishing Company Incorporated"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5597-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-014-0361-y"}],"event":{"name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2021,4,7]]},"location":"Vienna, Austria","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9417028\/9417018\/09417069.pdf?arnumber=9417069","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:13Z","timestamp":1652197273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9417069\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ddecs52668.2021.9417069","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}