{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:08:57Z","timestamp":1775837337806,"version":"3.50.1"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/ddecs52668.2021.9417071","type":"proceedings-article","created":{"date-parts":[[2021,4,30]],"date-time":"2021-04-30T20:25:43Z","timestamp":1619814343000},"page":"127-132","source":"Crossref","is-referenced-by-count":6,"title":["CLD: An Accurate, Cost-Effective and Scalable Run-Time Cache Leakage Detector"],"prefix":"10.1109","author":[{"given":"Ameer","family":"Shalabi","sequence":"first","affiliation":[]},{"given":"Tara","family":"Ghasempouri","sequence":"additional","affiliation":[]},{"given":"Peeter","family":"Ellervee","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"0","journal-title":"Genus Synthesis Solution"},{"key":"ref32","author":"bienia","year":"2011","journal-title":"Benchmarking Modern Multiprocessors"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"ref30","volume":"34","author":"henning","year":"2006","journal-title":"SPEC CPU2006 Benchmark Descriptions"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214294"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00075-9"},{"key":"ref12","article-title":"How secure is your cache against side-channel attacks?","author":"he","year":"2017","journal-title":"Micro"},{"key":"ref13","first-page":"1162","volume":"49","author":"chiappetta","year":"2016","journal-title":"Real time detection of cache-based side-channel attacks using hardware performance counters"},{"key":"ref14","first-page":"564","volume":"2017","author":"alam","year":"2017","journal-title":"Performance counters to rescue A machine learning based safeguard against micro-architectural side-channel-attacks"},{"key":"ref15","first-page":"7","author":"bazm","year":"2018","journal-title":"Cache-based side-channel attacks detection through intel cache monitoring technology and hardware performance counters"},{"key":"ref16","article-title":"Cacheshield: Protecting legacy processes against cache attacks","author":"briongos","year":"2017","journal-title":"CoRR"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214293"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131603"},{"key":"ref28","year":"2016","journal-title":"PoC - Pile of Cores Technische UniversitÃd’t Dresden"},{"key":"ref4","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"2015","journal-title":"Proceedings of the 24th USENIX Conference on Security Symposium ser SEC’15"},{"key":"ref27","first-page":"1","article-title":"A security verification template to assess cache architecture vulnerabilities","author":"c r","year":"2020","journal-title":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS)"},{"key":"ref3","article-title":"Cache-timing attacks on aes","author":"bernstein","year":"2005","journal-title":"Tech Rep"},{"key":"ref6","volume":"18","author":"chattopadhyay","year":"2019","journal-title":"Quantifying the information leakage in cache attacks via symbolic execution"},{"key":"ref29","author":"ubal","year":"2012","journal-title":"Multi2Sim A Simulation Framework for CPU-GPU Computing"},{"key":"ref5","first-page":"346","article-title":"Cachebleed: A timing attack on openssl constant time RSA","author":"yarom","year":"1719","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2016 - 18th International Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2664243.2664273"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_40"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MILCOM.2017.8170812"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17955-6_18"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11925-5_17"},{"key":"ref24","article-title":"Flush + reload: A high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"23rd USENIX"},{"key":"ref23","article-title":"Trace-driven cache attacks on aes","author":"ac?i\u00e7mez","year":"2006","journal-title":"ICICS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2858402"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"}],"event":{"name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","location":"Vienna, Austria","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9417028\/9417018\/09417071.pdf?arnumber=9417071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:13Z","timestamp":1652197273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9417071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/ddecs52668.2021.9417071","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}