{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:18:35Z","timestamp":1740100715489,"version":"3.37.3"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/ddecs54261.2022.9770108","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T20:06:40Z","timestamp":1652126800000},"page":"14-19","source":"Crossref","is-referenced-by-count":3,"title":["Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions"],"prefix":"10.1109","author":[{"given":"Milan","family":"Funck","sequence":"first","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Bremen,Germany,28359"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Herdt","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Bremen,Germany,28359"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Cyber-Physical Systems, DFKI GmbH,Bremen,Germany,28359"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"An end-to-end design flow for automated instruction set extension and complex instruction selection based on gcc","author":"almer","year":"2012","journal-title":"1st International Workshop on GCC Research Opportunities"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259019"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.109-136"},{"year":"0","key":"ref13","article-title":"Coredsl-instruction-set-description of RISC-V"},{"year":"0","key":"ref14","article-title":"Riscv sail model"},{"article-title":"Enhancing the RISC-V instruction set architecture","year":"2019","author":"petrov","key":"ref15"},{"article-title":"Creating domain-specific processors using custom RISC-V ISA instructions","year":"2020","author":"p?ikryl","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00034"},{"journal-title":"RISC-V isa manual git-repository","year":"2021","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101756"},{"article-title":"Automatically generating custom instruction set extensions","year":"2002","author":"clark","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997182"},{"journal-title":"IEEE Standard SystemC Language Reference Manual","year":"2011","key":"ref6"},{"year":"0","key":"ref5","article-title":"RISC-V virtual prototype"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2010.5662163"},{"journal-title":"Better Software Faster! Best Practices in Virtual Prototyping","year":"2014","author":"de schutter","key":"ref7"},{"journal-title":"RISC-V website","year":"2020","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968509"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SACI.2011.5873060"},{"key":"ref20","article-title":"Natural sounding artificial reverberation","author":"schroeder","year":"1962","journal-title":"Journal of the Audio Engineering Society"},{"journal-title":"RISC-V toolchain - git repository","year":"2020","key":"ref21"}],"event":{"name":"2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2022,4,6]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2022,4,8]]}},"container-title":["2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9770102\/9770107\/09770108.pdf?arnumber=9770108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:32:05Z","timestamp":1655760725000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9770108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ddecs54261.2022.9770108","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}