{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T14:58:59Z","timestamp":1730213939712,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/ddecs54261.2022.9770165","type":"proceedings-article","created":{"date-parts":[[2022,5,9]],"date-time":"2022-05-09T16:06:40Z","timestamp":1652112400000},"page":"100-105","source":"Crossref","is-referenced-by-count":0,"title":["On SAT-Based Model Checking of Speed-Independent Circuits"],"prefix":"10.1109","author":[{"given":"Florian","family":"Huemer","sequence":"first","affiliation":[{"name":"Institute for Computer Engineering,TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Najvirt","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering,TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Steininger","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering,TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2","article-title":"Logic synthesis for asynchronous circuits based on STG unfoldings and incremental SAT","volume":"70","author":"khomenko","year":"2006","journal-title":"Fundamenta Informaticae"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.14"},{"key":"ref8","article-title":"Synthesis of asynchronous VLSI circuits","author":"martin","year":"1991","journal-title":"Computer Science Department California Institute of Technology Tech Rep CaltechCS-TR-93-28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000305"},{"journal-title":"An Introduction to asynchronous circuits design","year":"2020","author":"spars\u00f8","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_10"}],"event":{"name":"2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2022,4,6]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2022,4,8]]}},"container-title":["2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9770102\/9770107\/09770165.pdf?arnumber=9770165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T17:32:03Z","timestamp":1655746323000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9770165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ddecs54261.2022.9770165","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}