{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T18:17:45Z","timestamp":1774721865770,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T00:00:00Z","timestamp":1683072000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T00:00:00Z","timestamp":1683072000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,3]]},"DOI":"10.1109\/ddecs57882.2023.10139331","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:34:34Z","timestamp":1685734474000},"page":"140-149","source":"Crossref","is-referenced-by-count":3,"title":["Bits, Flips and RISCs"],"prefix":"10.1109","author":[{"given":"Nicolas","family":"Gerlin","sequence":"first","affiliation":[{"name":"Infineon Technologies AG,Germany"}]},{"given":"Endri","family":"Kaja","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Germany"}]},{"given":"Fabian","family":"Vargas","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Germany"}]},{"given":"Li","family":"Lu","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Germany"}]},{"given":"Anselm","family":"Breitenreiter","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Germany"}]},{"given":"Junchao","family":"Chen","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Germany"}]},{"given":"Markus","family":"Ulbricht","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Germany"}]},{"given":"Maribel","family":"Gomez","sequence":"additional","affiliation":[{"name":"MINRES Technologies,Germany"}]},{"given":"Ares","family":"Tahiraga","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Germany"}]},{"given":"Sebastian","family":"Prebeck","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Germany"}]},{"given":"Eyck","family":"Jentzsch","sequence":"additional","affiliation":[{"name":"MINRES Technologies,Germany"}]},{"given":"Milo\u0161","family":"Krsti\u0107","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Germany"}]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG,Germany"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Unit tests for RISC-V processors","year":"0"},{"key":"ref12","article-title":"SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processors","year":"0"},{"key":"ref15","article-title":"RISC-V Architecture Test SIG","year":"0"},{"key":"ref14","article-title":"RISCV-DV SV\/UVM based open-source instruction generator","year":"0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3147376"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00080"},{"key":"ref11","article-title":"CoreDSL 2.0 - Xtext project to parse CoreDSL files","year":"0"},{"key":"ref10","article-title":"ISO 26262-9:2018 Road vehicles — Functional safety — Part 9: Automotive safety integrity level (ASIL)-oriented and safety-oriented analyses","year":"0"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.90114"},{"key":"ref1","author":"halak","year":"2019","journal-title":"Ageing of Integrated Circuits Causes Effects and Mitigation Techniques"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2016.7748254"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962369"},{"key":"ref18","first-page":"1","article-title":"Towards fault simulation at mixed register-transfer\/gate-level models","author":"k","year":"2021","journal-title":"IEEE International Symposium on DFT in VLSI and Nanotechnology Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3010743"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159751"},{"key":"ref26","article-title":"Semi-supervised classification with graph convolutional networks","author":"kipf","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753576"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2906155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939615"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174564"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00017"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2016.7748254"},{"key":"ref8","article-title":"ISO 26262-5:2018 Road vehicles — Functional safety — Part 5: Product development at the hardware level","year":"0"},{"key":"ref7","article-title":"ISO 26262-2:2018 Road vehicles — Functional safety — Part 2: Management of functional safety","year":"0"},{"key":"ref9","article-title":"ISO 26262-8:2018 Road vehicles — Functional safety — Part 8: Supporting processes","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.06.033"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2008.2008907"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2523458"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113884"}],"event":{"name":"2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","location":"Tallinn, Estonia","start":{"date-parts":[[2023,5,3]]},"end":{"date-parts":[[2023,5,5]]}},"container-title":["2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139314\/10138940\/10139331.pdf?arnumber=10139331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T17:49:13Z","timestamp":1687196953000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10139331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/ddecs57882.2023.10139331","relation":{},"subject":[],"published":{"date-parts":[[2023,5,3]]}}}