{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:24Z","timestamp":1781884224484,"version":"3.54.5"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T00:00:00Z","timestamp":1683072000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T00:00:00Z","timestamp":1683072000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,3]]},"DOI":"10.1109\/ddecs57882.2023.10139590","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:34:34Z","timestamp":1685734474000},"page":"105-110","source":"Crossref","is-referenced-by-count":1,"title":["Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques"],"prefix":"10.1109","author":[{"given":"Marcel","family":"Merten","sequence":"first","affiliation":[{"name":"University of Bremen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muhammad","family":"Hassan","sequence":"additional","affiliation":[{"name":"University of Bremen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"University of Bremen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","first-page":"179","author":"shen","year":"2017","journal-title":"Double DIP Re-Evaluating Security of Logic Encryption Algorithms"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"ref14","first-page":"1055","article-title":"Does logic locking work with EDA tools?","author":"han","year":"2021","journal-title":"30th USENIX Security Symposium (USENIX Security 21)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.34"},{"key":"ref11","author":"yasin","year":"2017","journal-title":"Provably-Secure Logic Locking From Theory To Practice"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6030069"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810459"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261028"},{"key":"ref18","first-page":"1","article-title":"GenUnlock: An Automated Genetic Algorithm Framework for Unlocking Logic Encryption","author":"chen","year":"2019","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108381"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.59"},{"key":"ref3","first-page":"1","article-title":"Emerging reconfigurable nanotechnologies: Can they support future electronics?","author":"rai","year":"2018","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2290555"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3398012"}],"event":{"name":"2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","location":"Tallinn, Estonia","start":{"date-parts":[[2023,5,3]]},"end":{"date-parts":[[2023,5,5]]}},"container-title":["2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139314\/10138940\/10139590.pdf?arnumber=10139590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T17:49:10Z","timestamp":1687196950000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10139590\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ddecs57882.2023.10139590","relation":{},"subject":[],"published":{"date-parts":[[2023,5,3]]}}}