{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T04:23:21Z","timestamp":1729743801878,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T00:00:00Z","timestamp":1683072000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T00:00:00Z","timestamp":1683072000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,3]]},"DOI":"10.1109\/ddecs57882.2023.10139643","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:34:34Z","timestamp":1685734474000},"page":"169-174","source":"Crossref","is-referenced-by-count":1,"title":["A Reliability-aware Environment for Design Exploration for GPU Devices"],"prefix":"10.1109","author":[{"given":"Robert Limas","family":"Sierra","sequence":"first","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan-David","family":"Guerrero-Balaguera","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josie E.","family":"Rodriguez Condia","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Department of Control and Computer Engineering (DAUIN)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-18419-3_16"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00042"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00036"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00041"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.49"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2873870"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1145\/2370816.2370865","article-title":"Multi2Sim: A Simulation Framework for CPU-GPU Computing","author":"rafael ubal","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114182"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604089"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046209"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482077"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368665"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975280"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.113660"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2022.114738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847273"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731146"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3098845"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2444855"}],"event":{"name":"2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2023,5,3]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2023,5,5]]}},"container-title":["2023 26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10139314\/10138940\/10139643.pdf?arnumber=10139643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T17:38:08Z","timestamp":1729705088000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10139643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ddecs57882.2023.10139643","relation":{},"subject":[],"published":{"date-parts":[[2023,5,3]]}}}