{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T16:27:29Z","timestamp":1755793649081},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T00:00:00Z","timestamp":1712102400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T00:00:00Z","timestamp":1712102400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,3]]},"DOI":"10.1109\/ddecs60919.2024.10508915","type":"proceedings-article","created":{"date-parts":[[2024,4,30]],"date-time":"2024-04-30T17:35:37Z","timestamp":1714498537000},"page":"104-109","source":"Crossref","is-referenced-by-count":2,"title":["TCC: GPGPU Architecture for Instruction Decoder and Control Flow Error Detection"],"prefix":"10.1109","author":[{"given":"Raghunandana K","family":"K","sequence":"first","affiliation":[{"name":"U R Rao Satellite Center,Bangalore,India"}]},{"given":"Yogesh Prasad K","family":"R","sequence":"additional","affiliation":[{"name":"U R Rao Satellite Center,Bangalore,India"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Torino,Italy"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Mumbai,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2996357"},{"volume-title":"Architecture Design for Soft Errors","year":"2008","author":"Mukherjee","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446091"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/s11227-021-03804-6","article-title":"Efficient selective replication of critical code regions for sdc mitigation leveraging redundant multithreading","author":"Arslan","year":"2021","journal-title":"Journal of Supercomputing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1787275.1787342"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-017-0492-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00070"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.13"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.55"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2298391"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0671"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742103"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.31"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557150"},{"key":"ref16","article-title":"Empirical Study of Power Consumption of x86\u2013 64 Instruction Decoder","volume-title":"USENIX Workshop on Cool Topics on Sustainable Data Centers (CoolDC 16)","author":"Mikael","year":"2016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.59"},{"key":"ref18","first-page":"394","article-title":"REFU: Redundant Execution with Idle Functional Units, Fault Tolerant GPGPU architecture","volume-title":"IEEE Computer Society Annual Symposium on VLSI","author":"Raghunanana"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224865"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313543"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01759-9","volume-title":"GeneralPurpose Graphics Processor Architectures","author":"Aamodt","year":"2018"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485964"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"volume-title":"Rodinia: Accelerating compute-intensive applications with accelerators","key":"ref26"}],"event":{"name":"2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS)","start":{"date-parts":[[2024,4,3]]},"location":"Kielce, Poland","end":{"date-parts":[[2024,4,5]]}},"container-title":["2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10508803\/10508898\/10508915.pdf?arnumber=10508915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:26:51Z","timestamp":1714760811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10508915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ddecs60919.2024.10508915","relation":{},"subject":[],"published":{"date-parts":[[2024,4,3]]}}}