{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T05:26:21Z","timestamp":1749014781243,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T00:00:00Z","timestamp":1712102400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T00:00:00Z","timestamp":1712102400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,3]]},"DOI":"10.1109\/ddecs60919.2024.10508928","type":"proceedings-article","created":{"date-parts":[[2024,4,30]],"date-time":"2024-04-30T17:35:37Z","timestamp":1714498537000},"page":"136-141","source":"Crossref","is-referenced-by-count":3,"title":["Interface Protection Against Transient Faults"],"prefix":"10.1109","author":[{"given":"J\u00e1n","family":"Mach","sequence":"first","affiliation":[{"name":"Institute of Computer Engineering and Applied Informatics, Slovak University of Technology,Bratislava,Slovakia,842 16"}]},{"given":"Luk\u00e1\u0161","family":"Koh\u00fatka","sequence":"additional","affiliation":[{"name":"Institute of Informatics, Information Systems and Software Engineering, Slovak University of Technology,Bratislava,Slovakia,842 16"}]},{"given":"Pavel","family":"\u010ci\u010d\u00e1k","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering and Applied Informatics, Slovak University of Technology,Bratislava,Slovakia,842 16"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7595-9"},{"first-page":"2018","volume-title":"Road vehicles - Function safety, ISO","year":"2018","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2020.3044659"},{"key":"ref4","volume":"33","author":"Mach","year":"2023","journal-title":"\u010ci\u010d\u00e1k, P. In-Pipeline Processor Protection against Soft Errors. J. Low Power Electron. Appl."},{"key":"ref5","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/339647.339652","article-title":"Transient fault detection via simultaneous multithreading","volume-title":"Proceedings of the 27th International Symposium on Computer Architecture (IEEE Cat. No.rs00201)","author":"Reinhardt","year":"2000"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2006.890096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12224706"},{"volume-title":"IHI 0033C, AMBA\u00ae AHB, Protocol Specification","year":"2021","key":"ref8"},{"volume-title":"The Hardisc repository","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/dsn.2009.5270301"},{"volume-title":"Cortex\u2122-R5 and Cortex-R5F, Technical Reference Manual, Revision:rlpl, ARM DDI 0460C (ID021511)","year":"2011","key":"ref11"},{"article-title":"Aurix Efficiency Platform TC21x\/TC22x\/TC23x Users Manual, V1.1 2014\u201312","volume-title":"Infineon Technologies AG: Munich, Germany","year":"2014","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2005.847907"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.08.007"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/relphy.2002.996639"},{"volume-title":"Rad-Hard 32 Bit SPARC V8 Processor AT697F, Rev. 7703E-AERO-08\/11","year":"2011","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tns.2022.3178058"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iecon43393.2020.9255188"},{"volume-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA; Document Version, 20191213","year":"2019","author":"Waterman","key":"ref19"},{"volume-title":"The RISC-V Instruction Set Manual, Volume II: Privileged Architecture; Document Version, 20211203","year":"2021","author":"Waterman","key":"ref20"},{"volume-title":"IHI 0033A, AMBA\u00ae 3 AHB-Lite Protocol v1.0, Specification","year":"2006","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54422-9"},{"key":"ref23","article-title":"Protecting Caches from Soft Errors. ACM Trans","volume":"93","author":"Ko","year":"2017","journal-title":"Embed. Comput. Syst."},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/b978-0-12-369529-1.x5001-0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"volume-title":"The Embench repository","key":"ref26"},{"volume-title":"CoreMark repository","key":"ref27"}],"event":{"name":"2024 27th International Symposium on Design &amp; Diagnostics of Electronic Circuits &amp; Systems (DDECS)","start":{"date-parts":[[2024,4,3]]},"location":"Kielce, Poland","end":{"date-parts":[[2024,4,5]]}},"container-title":["2024 27th International Symposium on Design &amp;amp; Diagnostics of Electronic Circuits &amp;amp; Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10508803\/10508898\/10508928.pdf?arnumber=10508928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:26:51Z","timestamp":1714760811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10508928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ddecs60919.2024.10508928","relation":{},"subject":[],"published":{"date-parts":[[2024,4,3]]}}}