{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:14Z","timestamp":1747973114296,"version":"3.41.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000844","name":"European Space Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000844","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,5]]},"DOI":"10.1109\/ddecs63720.2025.11006772","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:37:05Z","timestamp":1747849025000},"page":"61-67","source":"Crossref","is-referenced-by-count":0,"title":["S4V: A Benchmark Suite of Transient Execution Attacks for RISC-V Processors"],"prefix":"10.1109","author":[{"given":"Elia","family":"Lazzeri","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}]},{"given":"Matteo","family":"Colella","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}]},{"given":"Gianluca","family":"Furano","sequence":"additional","affiliation":[{"name":"European Space Agency,Noordwijk,The Netherlands"}]},{"given":"Luca","family":"Cassano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3442479"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224862"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-32824-9_14"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962352"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3171810"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740838"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0025-y"},{"volume-title":"The RISC-V Instruction Set Manual. RISC-V Foundation, volume i: user-level isa","year":"2025","author":"Waterman","key":"ref9"},{"article-title":"Developing a test suite for transient-execution attacks on risc-v and cheri-risc-v","volume-title":"Workshop on Computer Architecture Research with RISC-V","author":"Fuchs","key":"ref10"},{"year":"2025","key":"ref11","article-title":"RiscyOO: An Out-of-Order RISC-V Processor"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179399"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3604906"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3134256"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2022.108546"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/3357033","article-title":"Meltdown: Reading kernel memory from user space","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Lipp"},{"key":"ref18","first-page":"203","article-title":"Teem: A cpu emulator for teaching transient execution attacks","volume-title":"Sicherheit 2024","author":"Swierzy"},{"article-title":"Replicating and mitigating spectre attacks on an open source risc-v microarchitecture","volume-title":"Workshop on Computer Architecture Research with RISC-V (CARRV)","author":"Gonzalez","key":"ref19"},{"key":"ref20","article-title":"The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor","volume-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2015-167","author":"Celio","year":"2015"},{"year":"2024","key":"ref21","article-title":"Boom attacks repository"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"}],"event":{"name":"2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2025,5,5]]},"location":"Lyon, France","end":{"date-parts":[[2025,5,7]]}},"container-title":["2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11006671\/11006672\/11006772.pdf?arnumber=11006772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:44:16Z","timestamp":1747892656000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11006772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,5]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ddecs63720.2025.11006772","relation":{},"subject":[],"published":{"date-parts":[[2025,5,5]]}}}