{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:05:21Z","timestamp":1747973121162,"version":"3.41.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T00:00:00Z","timestamp":1746403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,5]]},"DOI":"10.1109\/ddecs63720.2025.11006794","type":"proceedings-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T17:37:05Z","timestamp":1747849025000},"page":"8-13","source":"Crossref","is-referenced-by-count":0,"title":["Design of a Low-Power 4.3 Gb\/s Transceiver Using Pre-computed Lookup Tables"],"prefix":"10.1109","author":[{"given":"Hussien","family":"Abdo","sequence":"first","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Jan","family":"Lappas","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Mohammadreza","family":"Esmaeilpour","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Christian","family":"Weis","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern-Landau (RPTU),Germany"}]}],"member":"263","reference":[{"volume-title":"Transmission Lines, Matching, and Crosstalk.","year":"2006","author":"Kaiser","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.02.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3010875"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/9781108125840"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908395"},{"key":"ref6","first-page":"48","article-title":"Sizing of multi-stage op amps by combining design equations with the gm\/id method","volume-title":"Integration","volume":"79","author":"Shi","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181364"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2020.104814"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NRSC.2018.8354399"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280308"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2748986"},{"volume-title":"Analysis and Design of Analog Integrated Circuits","year":"2009","author":"Gray","key":"ref12"},{"volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","year":"2010","author":"Neil","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NewCAS58973.2024.10666347"},{"key":"ref15","first-page":"39","article-title":"1.5\u20133.3 ghz, 0.0077 mm2, 7 mw all-digital delay-locked loop with dead-zone free phase detector in 0.13 \u03bcm cmos","volume-title":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"65","author":"Bayram","year":"2018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2258271"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3107536"}],"event":{"name":"2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","start":{"date-parts":[[2025,5,5]]},"location":"Lyon, France","end":{"date-parts":[[2025,5,7]]}},"container-title":["2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11006671\/11006672\/11006794.pdf?arnumber=11006794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:49:55Z","timestamp":1747892995000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11006794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ddecs63720.2025.11006794","relation":{},"subject":[],"published":{"date-parts":[[2025,5,5]]}}}